

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---------------------------------|---------------|----------------------|-------------------------|------------------|
| 10/773,614 | 02/06/2004 | John M. Brennan | 2-81-1-4 | 7750 |
| 759 | 90 12/28/2005 | | EXAMINER | |
| Wayne L. Ellenbogen KEBEDE, BRO | | | BROOK | |
| Ryan, Mason & 90 Forest Avenu | | | ART UNIT | PAPER NUMBER |
| Locust Valley, NY 11560 | | | 2823 | |
| | | | DATE MAILED: 12/28/2005 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | | H1: | | | |
|---|--|--|--|-----|--|--|--|
| | | Application No. | Applicant(s) | | | | |
| Office Action Summary | | 10/773,614 | BRENNAN ET AL. | | | | |
| | | Examiner | Art Unit | | | | |
| | | Brook Kebede | 2823 | | | | |
| Period fo | The MAILING DATE of this communication app or Reply | pears on the cover sheet with the c | orrespondence address | | | | |
| THE - Exte after - If the - If NO - Failu Any | MORTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1.1 r SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply O period for reply is specified above, the maximum statutory period of ure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing ned patent term adjustment. See 37 CFR 1.704(b). | 136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE | nely filed s will be considered timely. the mailing date of this communication (35 U.S.C. § 133). | 1. | | | |
| Status | | | | | | | |
| 1) 又 | Responsive to communication(s) filed on 30 S | September 2005. | | | | | |
| • | | s action is non-final. | | | | | |
| 3)□ | ,— | | secution as to the merits is | į | | | |
| , — | closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | |
| Disposit | tion of Claims | | | | | | |
| 5)□ 6)⊠ 7)⊠ | Claim(s) 1-25 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-24 is/are rejected. Claim(s) 25 is/are objected to. Claim(s) are subject to restriction and/or | wn from consideration. | | | | | |
| Applicat | ion Papers | | | | | | |
| 9)[| The specification is objected to by the Examine | ∍r. | | | | | |
| 10) |))☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner. | | | | | | |
| | Applicant may not request that any objection to the | drawing(s) be held in abeyance. See | e 37 CFR 1.85(a). | | | | |
| _ | Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | |
| 11) | The oath or declaration is objected to by the Ex | caminer. Note the attached Office | Action or form PTO-152. | | | | |
| Priority u | under 35 U.S.C. § 119 | | | | | | |
| a) | Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority document: 2. Certified copies of the priority document: 3. Copies of the certified copies of the priority document: application from the International Bureau See the attached detailed Office action for a list | ts have been received. ts have been received in Applicationity documents have been receive u (PCT Rule 17.2(a)). | ion No ed in this National Stage | | | | |
| Attachmen | • • | _ | | | | | |
| | ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) | 4) Interview Summary Paper No(s)/Mail Da | | | | | |
| 3) 🔲 Infon | mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) er No(s)/Mail Date | | Patent Application (PTO-152) | : | | | |

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-7 and 9-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Drake et al. (US/4,961,821).

Re claim 1, Drake et al. disclose a semiconductor device, comprising: an integrated circuit die (see Figs. 9A-9E), the integrated circuit die having at least one chamfer (i.e., a groove 37 as shown in Fig. 9D) joining first and second adjacent sides (see Fig. 9E) of the IC die, the chamfer having upper surface which is angled relative to the first and second adjacent sides, the chamfer being formed an etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 2, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the etching process consisting of at least one of wet etching and reactive ion etching (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 3, as applied claim 2 above, Drake et al. disclose all the claimed limitations including the limitation wherein the wet etching comprises anisotropic etching (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 4, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the at least a portion of the at least one perimeter edge of the

Art Unit: 2823

integrated circuit die is beveled by forming one or more v-shaped grooves in an upper surface of the device (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 5, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the angle of the upper surface of the at least one chamfer of the IC die is controlled, at least in part, by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 6, as applied claim 5 above, Drake et al. disclose all the claimed limitations including the limitation wherein the one or more characteristics of the etching process comprises at least one of a type of etchant, a temperature and a duration of etching (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 7, as applied claim 1 above, Drake et al. disclose all the claimed limitations including a plurality of integrated circuit die, at least one of the integrated circuit die being separated from the semiconductor device by: (i) forming one or more v-shaped grooves in an upper surface of the device, the v-shaped grooves defining perimeter edges of the at least one integrated circuit die;, and (ii) removing a back surface of the semiconductor device opposite the upper surface of the device until at least a portion of the v-grooves are exposed; wherein a sidewall of each of the v-shaped grooves forms a beveled perimeter edge of the separated die (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 9, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the IC comprises a plurality of chamfers joining a respective pair of adjacent sides of IC die and having an upper surface which is angled relative to the respective pair of adjacent sides (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Art Unit: 2823

Re claim 10, as applied claim 9 above, Drake et al. disclose all the claimed limitations including the limitation wherein the respective angles of the upper surfaces of the chamfers relative to corresponding pairs of adjacent sides of the IC die are substantially matched to one another (see Figs. 9A-9E; 10-11B and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 11, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the angle of the upper surface of the at least one chamfer in the integrated circuit die is substantially matched to an angle of a sidewall of a die collet configurable for receiving the die (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 12, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein at least two perimeter edges of the integrated circuit die are beveled by the etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 13, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein all perimeter edges of the integrated circuit die are beveled by the etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 14, Drake et al. disclose a method for separating at least one integrated circuit die from an associated semiconductor wafer, the method comprising the steps of: forming one or more v-shaped grooves (37) (see Fig. 9D) in an upper surface (31) of the semiconductor wafer by an etching process, the one or more v-shaped grooves defining perimeter edges of the at least one integrated circuit die (see Fig. 9D); and removing a back surface (32) of the semiconductor wafer opposite the upper surface of the wafer until at least a portion of the one or more v-shaped

Art Unit: 2823

grooves are exposed (see Fig. 9E); forming least one chamfer (i.e., a groove 37 as shown in Fig. 9D) in the at least IC die, the chamfer joining first and second adjacent sides (see Fig. 9E) of the IC die, the chamfer having upper surface which is angled relative to the first and second adjacent sides; wherein a sidewall of each of the one or more v-grooves forms a beveled perimeter edge of the separated at least one integrated circuit die (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 15, as applied claim 14 above, Drake et al. disclose all the claimed limitations including the limitation wherein the etching process comprises anisotropic etching (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 16, as applied claim 14 above, Drake et al. disclose all the claimed limitations including the limitation the step of controlling an angle of the at least one of the upper surface of the chamfer and the sidewall of at least one of the v-shaped grooves, at least in part, by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 17, as applied claim 16 above, Drake et al. disclose all the claimed limitations including the limitation wherein the one or more characteristics of the etching process comprises at least one of a type of etchant, a temperature and a duration of etching (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 18, Drake et al. disclose a method for reducing post-fabrication surface damage to an integrated circuit die, the method comprising the step forming least one chamfer (i.e., a groove 37 as shown in Fig. 9D) in the at least IC die, the chamfer joining first and second adjacent sides (see Fig. 9E) of the IC die, the chamfer having upper surface which is angled

Art Unit: 2823

relative to the first and second adjacent sides (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 19, as applied claim 18 above, Drake et al. disclose all the claimed limitations including the limitation the step of controlling an angle at which the at least a portion of the upper surface of the at least one chamfer by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 20, as applied claim 18 above, Drake et al. disclose all the claimed limitations including the limitation wherein the step of forming the at least chamfer comprises forming one or more v-shaped grooves in an upper surface of the integrated circuit (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 21, as applied claim 18 above, Drake et al. disclose all the claimed limitations including the limitation wherein the step of forming at least one chamfer comprises the step of substantially matching the angle of the upper surface of the chamfer to an angle of at least one sidewall of a die collet configurable for receiving the die (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 22, Drake disclose a packaged integrated circuit device, comprising: at least one integrated circuit die, die having at least one chamfer (i.e., a groove 37 as shown in Fig. 9D) joining first and second adjacent sides (see Fig. 9E) of the IC die, the chamfer having upper surface which is angled relative to the first and second adjacent sides, the chamfer the at least one integrated circuit die being formed by an etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 23, as applied claim 22 above, Drake et al. disclose all the claimed limitations including the limitation wherein the at least a portion of at least one perimeter edge of the at least

Art Unit: 2823

one integrated circuit die is beveled by forming one or more v-shaped grooves in an upper surface of the at least one integrated circuit die (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 24, as applied claim 22 above, Drake et al. disclose all the claimed limitations including the limitation wherein the angle of the upper surface of the chamfer in the at least one integrated circuit die is controlled, at least in part, by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E, 10A-11B; and related text in Col. 4, line 49 – Col. 6, line 32).

Allowable Subject Matter

3. Claim 25 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.


Response to Arguments

4. Applicant's arguments filed September 30, 2005 have been fully considered but they are not persuasive.

Applicants argue that "the prior art fails to teach or suggest joining the first and second adjacent sides of the IC, die the chamfer having upper surface which is angled relative to the first and second adjacent sides..."

In response to applicants argument, it is respectfully submitted that Drake et al. '821disclose all the claimed limitations including the limitation joining the first and second adjacent sides of the IC, die the chamfer having upper surface which is angled relative to the first and second adjacent sides.

Art Unit: 2823



As depicted on Fig. 9E above, the chamfer (37) (i.e., upper surface) the bottom groove (38) (i.e., the bottom surface) are joined (i.e., the top and bottom sides of the IC die connected through the via and detached). In addition the chamfer 37 is angled relative to the front and the back side of the IC chip.

Therefore, the rejection of claims 1-24 under 35 U.S.C. 102 is deemed proper.

Conclusion

5. Applicants' amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 10/773,614 Page 9

Art Unit: 2823

Correspondence

6. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Brook Kebede whose telephone number is (571) 272-1862. The

examiner can normally be reached on 8-5 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brook Kebede

Primary Examiner

Brook Kelede

Art Unit 2823

BK

December 26, 2005